Skip to content

Commit a1b82a5

Browse files
authored
Merge pull request #69 from BrianPugh/gnwmanager
Use Gnwmanager
2 parents dd522eb + 74d7a6e commit a1b82a5

File tree

102 files changed

+149101
-322
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

102 files changed

+149101
-322
lines changed

.github/workflows/pre-commit.yml

+4-2
Original file line numberDiff line numberDiff line change
@@ -10,5 +10,7 @@ jobs:
1010
runs-on: ubuntu-latest
1111
steps:
1212
- uses: actions/checkout@v4
13-
- uses: actions/setup-python@v2
14-
- uses: pre-commit/[email protected]
13+
- uses: actions/setup-python@v5
14+
with:
15+
python-version: "3.10"
16+
- uses: pre-commit/[email protected]

.gitignore

-1
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,6 @@
11
*.pyc
22
*.bin
33
*.DS_Store
4-
Drivers/
54
build/
65
dump.txt
76
tileset_palette_*.png

.pre-commit-config.yaml

+1
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,4 @@
1+
exclude: ^Drivers/
12
repos:
23
- repo: https://github.com/psf/black
34
rev: 22.3.0

Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b0xx.h

+22,893
Large diffs are not rendered by default.
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,243 @@
1+
/**
2+
******************************************************************************
3+
* @file stm32h7xx.h
4+
* @author MCD Application Team
5+
* @brief CMSIS STM32H7xx Device Peripheral Access Layer Header File.
6+
*
7+
* The file is the unique include file that the application programmer
8+
* is using in the C source code, usually in main.c. This file contains:
9+
* - Configuration section that allows to select:
10+
* - The STM32H7xx device used in the target application
11+
* - To use or not the peripheral’s drivers in application code(i.e.
12+
* code will be based on direct access to peripheral’s registers
13+
* rather than drivers API), this option is controlled by
14+
* "#define USE_HAL_DRIVER"
15+
*
16+
******************************************************************************
17+
* @attention
18+
*
19+
* <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
20+
* All rights reserved.</center></h2>
21+
*
22+
* This software component is licensed by ST under BSD 3-Clause license,
23+
* the "License"; You may not use this file except in compliance with the
24+
* License. You may obtain a copy of the License at:
25+
* opensource.org/licenses/BSD-3-Clause
26+
*
27+
******************************************************************************
28+
*/
29+
30+
/** @addtogroup CMSIS
31+
* @{
32+
*/
33+
34+
/** @addtogroup stm32h7xx
35+
* @{
36+
*/
37+
38+
#ifndef STM32H7xx_H
39+
#define STM32H7xx_H
40+
41+
#ifdef __cplusplus
42+
extern "C" {
43+
#endif /* __cplusplus */
44+
45+
/** @addtogroup Library_configuration_section
46+
* @{
47+
*/
48+
49+
/**
50+
* @brief STM32 Family
51+
*/
52+
#if !defined (STM32H7)
53+
#define STM32H7
54+
#endif /* STM32H7 */
55+
56+
57+
/* Uncomment the line below according to the target STM32H7 device used in your
58+
application
59+
*/
60+
61+
#if !defined (STM32H743xx) && !defined (STM32H753xx) && !defined (STM32H750xx) && !defined (STM32H742xx) && \
62+
!defined (STM32H745xx) && !defined (STM32H755xx) && !defined (STM32H747xx) && !defined (STM32H757xx) && \
63+
!defined (STM32H7A3xx) && !defined (STM32H7A3xxQ) && !defined (STM32H7B3xx) && !defined (STM32H7B3xxQ) && !defined (STM32H7B0xx) && !defined (STM32H7B0xxQ) && \
64+
!defined (STM32H735xx) && !defined (STM32H733xx) && !defined (STM32H730xx) && !defined (STM32H730xxQ) && !defined (STM32H725xx) && !defined (STM32H723xx)
65+
/* #define STM32H742xx */ /*!< STM32H742VI, STM32H742ZI, STM32H742AI, STM32H742II, STM32H742BI, STM32H742XI Devices */
66+
/* #define STM32H743xx */ /*!< STM32H743VI, STM32H743ZI, STM32H743AI, STM32H743II, STM32H743BI, STM32H743XI Devices */
67+
/* #define STM32H753xx */ /*!< STM32H753VI, STM32H753ZI, STM32H753AI, STM32H753II, STM32H753BI, STM32H753XI Devices */
68+
/* #define STM32H750xx */ /*!< STM32H750V, STM32H750I, STM32H750X Devices */
69+
/* #define STM32H747xx */ /*!< STM32H747ZI, STM32H747AI, STM32H747II, STM32H747BI, STM32H747XI Devices */
70+
/* #define STM32H757xx */ /*!< STM32H757ZI, STM32H757AI, STM32H757II, STM32H757BI, STM32H757XI Devices */
71+
/* #define STM32H745xx */ /*!< STM32H745ZI, STM32H745II, STM32H745BI, STM32H745XI Devices */
72+
/* #define STM32H755xx */ /*!< STM32H755ZI, STM32H755II, STM32H755BI, STM32H755XI Devices */
73+
/* #define STM32H7B0xx */ /*!< STM32H7B0ABIxQ, STM32H7B0IBTx, STM32H7B0RBTx, STM32H7B0VBTx, STM32H7B0ZBTx, STM32H7B0IBKxQ */
74+
/* #define STM32H7A3xx */ /*!< STM32H7A3IIK6, STM32H7A3IIT6, STM32H7A3NIH6, STM32H7A3RIT6, STM32H7A3VIH6, STM32H7A3VIT6, STM32H7A3ZIT6 */
75+
/* #define STM32H7A3xxQ */ /*!< STM32H7A3QIY6Q, STM32H7A3IIK6Q, STM32H7A3IIT6Q, STM32H7A3LIH6Q, STM32H7A3VIH6Q, STM32H7A3VIT6Q, STM32H7A3AII6Q, STM32H7A3ZIT6Q */
76+
/* #define STM32H7B3xx */ /*!< STM32H7B3IIK6, STM32H7B3IIT6, STM32H7B3NIH6, STM32H7B3RIT6, STM32H7B3VIH6, STM32H7B3VIT6, STM32H7B3ZIT6 */
77+
/* #define STM32H7B3xxQ */ /*!< STM32H7B3QIY6Q, STM32H7B3IIK6Q, STM32H7B3IIT6Q, STM32H7B3LIH6Q, STM32H7B3VIH6Q, STM32H7B3VIT6Q, STM32H7B3AII6Q, STM32H7B3ZIT6Q */
78+
/* #define STM32H735xx */ /*!< STM32H735AGI6, STM32H735IGK6, STM32H735RGV6, STM32H735VGT6, STM32H735VGY6, STM32H735ZGT6 Devices */
79+
/* #define STM32H733xx */ /*!< STM32H733VGH6, STM32H733VGT6, STM32H733ZGI6, STM32H733ZGT6, Devices */
80+
/* #define STM32H730xx */ /*!< STM32H730VBH6, STM32H730VBT6, STM32H730ZBT6, STM32H730ZBI6 Devices */
81+
/* #define STM32H730xxQ */ /*!< STM32H730IBT6Q, STM32H730ABI6Q, STM32H730IBK6Q Devices */
82+
/* #define STM32H725xx */ /*!< STM32H725AGI6, STM32H725IGK6, STM32H725IGT6, STM32H725RGV6, STM32H725VGT6, STM32H725VGY6, STM32H725ZGT6, STM32H725REV6, SM32H725VET6, STM32H725ZET6, STM32H725AEI6, STM32H725IET6, STM32H725IEK6 Devices */
83+
/* #define STM32H723xx */ /*!< STM32H723VGH6, STM32H723VGT6, STM32H723ZGI6, STM32H723ZGT6, STM32H723VET6, STM32H723VEH6, STM32H723ZET6, STM32H723ZEI6 Devices */
84+
#endif
85+
86+
/* Tip: To avoid modifying this file each time you need to switch between these
87+
devices, you can define the device in your toolchain compiler preprocessor.
88+
*/
89+
90+
#if defined(DUAL_CORE) && !defined(CORE_CM4) && !defined(CORE_CM7)
91+
#error "Dual core device, please select CORE_CM4 or CORE_CM7"
92+
#endif
93+
94+
#if !defined (USE_HAL_DRIVER)
95+
/**
96+
* @brief Comment the line below if you will not use the peripherals drivers.
97+
In this case, these drivers will not be included and the application code will
98+
be based on direct access to peripherals registers
99+
*/
100+
/*#define USE_HAL_DRIVER */
101+
#endif /* USE_HAL_DRIVER */
102+
103+
/**
104+
* @brief CMSIS Device version number V1.9.0
105+
*/
106+
#define __STM32H7xx_CMSIS_DEVICE_VERSION_MAIN (0x01) /*!< [31:24] main version */
107+
#define __STM32H7xx_CMSIS_DEVICE_VERSION_SUB1 (0x09) /*!< [23:16] sub1 version */
108+
#define __STM32H7xx_CMSIS_DEVICE_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */
109+
#define __STM32H7xx_CMSIS_DEVICE_VERSION_RC (0x00) /*!< [7:0] release candidate */
110+
#define __STM32H7xx_CMSIS_DEVICE_VERSION ((__CMSIS_DEVICE_VERSION_MAIN << 24)\
111+
|(__CMSIS_DEVICE_HAL_VERSION_SUB1 << 16)\
112+
|(__CMSIS_DEVICE_HAL_VERSION_SUB2 << 8 )\
113+
|(__CMSIS_DEVICE_HAL_VERSION_RC))
114+
115+
/**
116+
* @}
117+
*/
118+
119+
/** @addtogroup Device_Included
120+
* @{
121+
*/
122+
123+
#if defined(STM32H743xx)
124+
#include "stm32h743xx.h"
125+
#elif defined(STM32H753xx)
126+
#include "stm32h753xx.h"
127+
#elif defined(STM32H750xx)
128+
#include "stm32h750xx.h"
129+
#elif defined(STM32H742xx)
130+
#include "stm32h742xx.h"
131+
#elif defined(STM32H745xx)
132+
#include "stm32h745xx.h"
133+
#elif defined(STM32H755xx)
134+
#include "stm32h755xx.h"
135+
#elif defined(STM32H747xx)
136+
#include "stm32h747xx.h"
137+
#elif defined(STM32H757xx)
138+
#include "stm32h757xx.h"
139+
#elif defined(STM32H7B0xx)
140+
#include "stm32h7b0xx.h"
141+
#elif defined(STM32H7B0xxQ)
142+
#include "stm32h7b0xxq.h"
143+
#elif defined(STM32H7A3xx)
144+
#include "stm32h7a3xx.h"
145+
#elif defined(STM32H7B3xx)
146+
#include "stm32h7b3xx.h"
147+
#elif defined(STM32H7A3xxQ)
148+
#include "stm32h7a3xxq.h"
149+
#elif defined(STM32H7B3xxQ)
150+
#include "stm32h7b3xxq.h"
151+
#elif defined(STM32H735xx)
152+
#include "stm32h735xx.h"
153+
#elif defined(STM32H733xx)
154+
#include "stm32h733xx.h"
155+
#elif defined(STM32H730xx)
156+
#include "stm32h730xx.h"
157+
#elif defined(STM32H730xxQ)
158+
#include "stm32h730xxq.h"
159+
#elif defined(STM32H725xx)
160+
#include "stm32h725xx.h"
161+
#elif defined(STM32H723xx)
162+
#include "stm32h723xx.h"
163+
#else
164+
#error "Please select first the target STM32H7xx device used in your application (in stm32h7xx.h file)"
165+
#endif
166+
167+
/**
168+
* @}
169+
*/
170+
171+
/** @addtogroup Exported_types
172+
* @{
173+
*/
174+
typedef enum
175+
{
176+
RESET = 0,
177+
SET = !RESET
178+
} FlagStatus, ITStatus;
179+
180+
typedef enum
181+
{
182+
DISABLE = 0,
183+
ENABLE = !DISABLE
184+
} FunctionalState;
185+
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
186+
187+
typedef enum
188+
{
189+
SUCCESS = 0,
190+
ERROR = !SUCCESS
191+
} ErrorStatus;
192+
193+
/**
194+
* @}
195+
*/
196+
197+
198+
/** @addtogroup Exported_macros
199+
* @{
200+
*/
201+
#define SET_BIT(REG, BIT) ((REG) |= (BIT))
202+
203+
#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
204+
205+
#define READ_BIT(REG, BIT) ((REG) & (BIT))
206+
207+
#define CLEAR_REG(REG) ((REG) = (0x0))
208+
209+
#define WRITE_REG(REG, VAL) ((REG) = (VAL))
210+
211+
#define READ_REG(REG) ((REG))
212+
213+
#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
214+
215+
#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))
216+
217+
218+
/**
219+
* @}
220+
*/
221+
222+
#if defined (USE_HAL_DRIVER)
223+
#include "stm32h7xx_hal.h"
224+
#endif /* USE_HAL_DRIVER */
225+
226+
227+
#ifdef __cplusplus
228+
}
229+
#endif /* __cplusplus */
230+
231+
#endif /* STM32H7xx_H */
232+
/**
233+
* @}
234+
*/
235+
236+
/**
237+
* @}
238+
*/
239+
240+
241+
242+
243+
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,105 @@
1+
/**
2+
******************************************************************************
3+
* @file system_stm32h7xx.h
4+
* @author MCD Application Team
5+
* @brief CMSIS Cortex-Mx Device System Source File for STM32H7xx devices.
6+
******************************************************************************
7+
* @attention
8+
*
9+
* <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
10+
* All rights reserved.</center></h2>
11+
*
12+
* This software component is licensed by ST under BSD 3-Clause license,
13+
* the "License"; You may not use this file except in compliance with the
14+
* License. You may obtain a copy of the License at:
15+
* opensource.org/licenses/BSD-3-Clause
16+
*
17+
******************************************************************************
18+
*/
19+
20+
/** @addtogroup CMSIS
21+
* @{
22+
*/
23+
24+
/** @addtogroup stm32h7xx_system
25+
* @{
26+
*/
27+
28+
/**
29+
* @brief Define to prevent recursive inclusion
30+
*/
31+
#ifndef SYSTEM_STM32H7XX_H
32+
#define SYSTEM_STM32H7XX_H
33+
34+
#ifdef __cplusplus
35+
extern "C" {
36+
#endif
37+
38+
/** @addtogroup STM32H7xx_System_Includes
39+
* @{
40+
*/
41+
42+
/**
43+
* @}
44+
*/
45+
46+
47+
/** @addtogroup STM32H7xx_System_Exported_types
48+
* @{
49+
*/
50+
/* This variable is updated in three ways:
51+
1) by calling CMSIS function SystemCoreClockUpdate()
52+
2) by calling HAL API function HAL_RCC_GetSysClockFreq()
53+
3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
54+
Note: If you use this function to configure the system clock; then there
55+
is no need to call the 2 first functions listed above, since SystemCoreClock
56+
variable is updated automatically.
57+
*/
58+
extern uint32_t SystemCoreClock; /*!< System Domain1 Clock Frequency */
59+
extern uint32_t SystemD2Clock; /*!< System Domain2 Clock Frequency */
60+
extern const uint8_t D1CorePrescTable[16] ; /*!< D1CorePrescTable prescalers table values */
61+
62+
/**
63+
* @}
64+
*/
65+
66+
/** @addtogroup STM32H7xx_System_Exported_Constants
67+
* @{
68+
*/
69+
70+
/**
71+
* @}
72+
*/
73+
74+
/** @addtogroup STM32H7xx_System_Exported_Macros
75+
* @{
76+
*/
77+
78+
/**
79+
* @}
80+
*/
81+
82+
/** @addtogroup STM32H7xx_System_Exported_Functions
83+
* @{
84+
*/
85+
86+
extern void SystemInit(void);
87+
extern void SystemCoreClockUpdate(void);
88+
/**
89+
* @}
90+
*/
91+
92+
#ifdef __cplusplus
93+
}
94+
#endif
95+
96+
#endif /* SYSTEM_STM32H7XX_H */
97+
98+
/**
99+
* @}
100+
*/
101+
102+
/**
103+
* @}
104+
*/
105+
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

0 commit comments

Comments
 (0)